QUICK REFERENCE
TITLE
PAGE
6581
38
74XXX
48
8205
6
8721
29
8722
27
BUS ARCHITECTURE
4
LINE DEFINITIONS
46
MEMORY ARCHITECTURE
11
MMU
Text
20
Pin Configuration
27
PLA
Text
28
Pin Configuration
29
SID
38
Z80
Text
8
Pin Configuration
10
This page has been created by
Sami Rautiainen
.
Read the
small print
.
Last updated January 20, 2006.
![[Prev]](/images/blue_prev.gif){kind=small}
![[Next]](/images/blue_next.gif){kind=small}
![[Contents]](/images/blue_toc.gif){kind=small}
![[Commodore]](/images/blue_cbm.gif){kind=small}
![[New]](/images/blue_new.gif){kind=small}
![[Search]](/images/blue_search.gif){kind=small}
![[Home]](/images/blue_home.gif){kind=small}
![[Microprocessors, MMU, SID, PLA, power supply Schematic 310378 Rev. 7A Sheet 3 of 4]](large/page_65.gif)